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(57) ABSTRACT
A silicon alignment pin is used to align successive layer of
component made in semiconductor chips and/or metallic
components to make easier the assembly of devices having
a layered structure. The pin is made as a compressible
structure which can be squeezed to reduce its outer diameter,
have one end fit into a corresponding alignment pocket or
cavity defined in a layer of material to be assembled into a
layered structure, and then allowed to expand to produce an
interference fit with the cavity. The other end can then be
inserted into a corresponding cavity defined in a surface of
a second layer of material that mates with the first layer. The
two layers are in registry when the pin is mated to both.
Multiple layers can be assembled to create a multilayer
structure. Examples of such devices are presented.
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WAFER-TO-WAFER ALIGNMENT METHOD
CROSS-REFERENCE TO RELATED
APPLICATIONS
5
The present application is a divisional application of U.S.
application Ser. No. 13/871,830 filed on Apr. 26, 2013
which, in turn, claims priority to and the benefit of U.S.
provisional patent application Ser. No. 61/638,939, filed
Apr. 26, 2012, and U.S. provisional patent application Ser. 10
No. 61/651,940, filed May 25, 2012, each of which appli-
cations is incorporated herein by reference in its entirety.
STATEMENT REGARDING FEDERALLY
FUNDED RESEARCH OR DEVELOPMENT 15
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the
provisions of Public Law 96-517 (35 USC 202) in which the
Contractor has elected to retain title. 20
THE NAMES OF THE PARTIES TO A JOINT
RESEARCH AGREEMENT
Not Applicable 25
INCORPORATION-BY-REFERENCE OF
MATERIAL SUBMITTED ON A COMPACT
DISC
30
Not Applicable
FIELD OF THE INVENTION
The invention relates to semiconductor fabrication meth- 35
ods in general and particularly to methods useful in making
submillimeter-wave and terahertz devices.
BACKGROUND OF THE INVENTION
40
Submillimeter-wave heterodyne receivers are important
for a number of applications, from providing quantitative
molecular abundance profiles in atmospheres to detecting
contra-band. The current generation of receivers relics on
metal waveguide blocks made using conventional precision 45
machining tools such as end mills. For real time imaging
capabilities and for large fields of view it is highly desirable
to have two dimensional detector arrays, and therefore novel
approaches to building compact waveguide architectures are
needed. 50
CNC metal machining is a highly refined method capable
of producing terahertz circuits, but the cost is high due to the
serial nature of the process.
Micromachining of submillimeter-wave and terahertz cir-
cuits is a very attractive approach for terahertz waveguide 55
components since it offers the potential for lower cost and
better precision fabrication. See, for example, V. Lubecke,
K. Mizuno, and G. Rebeiz, "Micromachining for terahertz
applications," Microwave Theory and Techniques, IEEE
Transactions on, vol. 46, no. 11, pp. 1821-1831, November 60
1998, Micromachining offers the potential for batch fabri-
cation at photolithographic accuracies, thus reducing the
cost per component while improving precision and unifor-
mity. This type of fabrication technology could enable the
development of multi-pixel terahertz systems and novel 65
components that are not compatible with CNC metal
machining.
N
Several different micromachining techniques exist for
fabrication of terahertz circuits. Thick, permanent resist such
as SU-8 is used to build waveguide structures and has
attracted attention due to the minimal equipment require-
ments and the high aspect ratio features it can produce. See,
for example, X. Shang, M. Re, Y. Wang, and M. Lancaster,
"Micromachined W-band waveguide and fiber with two
embedded H-plane bends," Microwaves, Antennas Propa-
gation, IET, vol. 5, no. 3, pp. 334-339, 21 2011; and C. H.
Smith, H. Xu. and N. Barker, "Development of a multi-layer
SU-8 process for terahertz frequency waveguide blocks."
Microwave Symposium Digest, 2005 IEEE MTT-S Interna-
tional, pp. 439-442, June 2005.
LIGA is a German acronym for Lithographic, Galvano-
formung, Abformung (Lithography, Electroplating, and
Molding) that describes a fabrication technology used to
create high-aspect-ratio micro stroctures. See W. Bacher et
al., The LIGA technique and its potential for microsystems-a
survey, IEEE Trans. Industrial Electronics, 42, 431-441,
October 1995. The LIGA technique offers the possibility to
manufacture microstructures with arbitrary lateral geometry,
lateral dimensions down to below 1µm and aspect ratios up
to 500 from a variety of materials (metals, plastics, and
ceramics). LIGA focuses on thick resists similar to SU-8 as
molds for electroplating, and thus can be used to build-up
metal waveguides. See, for example, J. Stance and N.
Barker. "Fabrication and integration of micromachined sub-
millimeter-wave circuits," Microwave and Wireless Compo-
nents tellers, IEEE, vol. 21, no. 8, pp. 409-411, August 2011;
C. Nordquist, M. Wanke, A. Rowen, C. Arrington, M. Lee,
and A. Grine, "Design, fabrication, and characterization of
metal micromachined rectangular waveguides at 3 THz," in
Antennas and Propagation Society International Sympo-
sium, 2008, AP-52008. IEEE, July 2008, pp. 1-4; and E.
Cullens, L. Ranzani, K. Vanhille, E. Grossman, N. Ehsan,
and Z. Popovic. "Micro-fabricated 130-180 GHz frequency
scanning waveguide arrays," Antennas and Propagation,
IEEE Transactions on, vol. 60, no. 8, pp. 3647-3653, August
2012.
These resist based technique have some disadvantages.
SU-8 processes are very challenging to stabilize and the
resist is difficult to deposit uniformly, reducing the precision
of each layer thickness or requiring an additional processing
step such as lapping. LIGA suffers from similar problems, as
electroplating a flat layer of tens to hundreds of microns
thick is very difficult, so lapping is also usually required to
planarize each layer.
Recent studies have been successful in the fabrication of
silicon micromachined components but there is still alack of
effective methods to characterize those circuits. In particular,
coupling between the micromachined waveguide and stan-
dard metal waveguide flanges suffers from misalignment
problems due to the difficulty of aligning to non-metal
machined waveguide components.
There is a need for improved methods for fabricating and
using submillimeter wave and terahertz devices.
SUMMARY OF THE INVENTION
According to one aspect, the invention features an align-
ment pin having a first end and a second end. The alignment
pin comprises a compressible structure having a central axis,
the compressible structure having a arcuate surface having a
surface roughness of less than tens of microns disposed
about the central axis, the compressible structure having an
aperture oriented along the central axis defined within the
compressible structure, the compressible structure having
US 10,100,858 B2
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two opposed projections each oriented in a direction per-
pendicular to the central axis, the compressible structure
configured to assume a relaxed configuration in which the
two opposed projections are spaced apart when no mechani-
cal force is applied to the two opposed projections and the
compressible structure is configured to assume a compressed
configuration upon the application of a mechanical force to
the two opposed projections.
In one embodiment, the compressible structure is made of
silicon
In another embodiment, the compressible structure has a
length of tens of microns or more measured parallel to the
central axis.
In yet another embodiment, the two opposed projections
are spaced apart by a distance measured in tens of microns
when the mechanical force is not applied to the two opposed
projections.
In still another embodiment, the first end and the second
end each have a dimension d measured along a line perpen-
dicular to and intersecting the central axis, the line having
each of its two ends situated on the arcuate surface when the
mechanical force is not applied to the two opposed projec-
tions and wherein the first end and the second end each have
a dimension c smaller than the dimension d measured along
a line perpendicular to and intersecting the central axis and
having each of its two ends situated on the arcuate surface
upon the application of mechanical force to the two opposed
projections.
According to another aspect, the invention relates to a
method of aligning two, component layers of a multilayer
device. The method comprises the steps of providing an
alignment pin having a first end and a second end, the
alignment pin comprising a compressible structure having a
central axis, the compressible structure having a arcuate
surface having a surface roughness of less than tens of
microns disposed about the central axis, the compressible
structure having an aperture oriented along the central axis
defined within the compressible structure, the compressible
structure having two opposed projections each oriented in a
direction perpendicular to the central axis, the compressible
structure configured to assume a relaxed configuration when
no mechanical force is applied to the two opposed projec-
tions wherein the first end and second end each have a
dimension d measured along a line perpendicular to and
intersecting the central axis, the line having each of its two
ends situated on the arcuate surface, and the compressible
structure configured to assume a compressed configuration
upon the application of a mechanical force to the two
opposed projections wherein the first end and second end
each have a dimension c smaller than the dimension d
measured along the line perpendicular to and intersecting the
central axis, the line having each of its two ends, situated on
the arcuate surface; providing a first layer of a multilayer
device, the first layer having a first layer aperture defined in
a surface of the first layer, the first layer aperture having a
dimension larger than the dimension c and smaller titan the
dimension d; providing a second layer of the multilayer
device, the second layer having a second layer aperture
defined in a surface of the second layer, the second layer
aperture having a dimension substantially equal to the first
layer aperture, the second layer aperture designed to be in
registry with the first layer aperture when the first layer and
the second layer are aligned; applying mechanical force to
the two opposed projections of the compressible structure to
provide the compressible structure in the compressed con-
figuration; inserting the first end of the alignment pin in the
compressed configuration into the first layer aperture defined
4
in the surface of the first layer; releasing the mechanical
force from the two opposed projections of the compressible
structure, thereby mating the first end of the alignment pin
with the first layer of the multilayer device; and mating the
5 second layer aperture of the second layer of the multilayer
device with the second end of the alignment pin, thereby
bringing the first layer and the second layer of the multilayer
device into alignment.
In one embodiment, the alignment of the first layer of the
to 
multilayer device and the second layer of the multilayer
device is an alignment to within 5µm
In another embodiment, at least one of one of the first
layer of the multilayer device and the second layer of the
15 multilayer device is fabricated from a semiconductor wafer.
In yet another embodiment, at least one of one of the first
layer of the multilayer device and the second layer of the
multilayer device is fabricated from a metal.
In still another embodiment, the method further comprises
20 the step of securing the first layer of the multilayer device
and the second layer of the multilayer device in an
assembled state.
The foregoing and other objects, aspects, features, and
advantages of the invention will become more apparent from
25 the following description and from the claims.
BRIEF DESCRIPTION OF THE DRAWINGS
The objects and features of the invention can be better
so understood with reference to the drawings described below,
and the claims. The drawings are not necessarily to scale,
emphasis instead generally being placed upon illustrating
the principles of the invention. In the drawing, like numerals
are used to indicate like parts throughout the various views.
35 FIG. 1A is an image of a silicon micromachined wave-
guide.
FIG. 1B depicts the results of an AFM measurement on a
portion of the surface of the silicon micromachined wave-
guide shown in FIG. 1A and indicates that 18 nm rms surface
4o roughness can be achieved.
FIG. 2A is an image of an etched waveguide structure
produced using fixed plasma power.
FIG. 2B is an image of an etched waveguide structure
produced using power increase (ramping up) during etching,
45 which results in better surface quality of the waveguide
structures as compared to the results shown in FIG. 2A.
FIG. 3 is an SEM image of an etch pattern with the Bosch
effect on the sidewall, where scalloping is visible.
FIG. 4 is an SEM image showing the improvement of the
50 sidewall smoothness and angle by modifying the etching and
passivation step duty cycles.
FIG. 5A is an SEM image of DRIE etched patterns with
5° sidewall vertical angle.
FIG. 5B is an SEM image of DRIE etched patterns with
55 8° sidewall vertical angle.
FIG. 6 illustrates a silicon donut 610 and etched pockets
620 which together are used to achieve precise wafer-to-
wafer alignment in one embodiment.
FIG. 7 is an exploded view of a stack of silicon wafers
60 comprising a submillimeter-wave receiver front-end.
FIG. 8 is an SEM image of a Si-based W-band amplifier,
showing a double-step each 280 µm-11.5 µm.
FIG. 9 is an SEM image of Si-based etched cavities and
waveguides fabricated for the 560 GHz Radiometer-On-A-
65 Chip architecture.
FIG. 10 is a graph showing the measured performance as
a function of frequency of the 1 st and 2nd ROC stages
US 10,100,858 B2
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featuring a W-band metal pre-amplifier and silicon-based
power amplifier MMICs measured separately and cascaded.
FIG. 11 is a graph showing the measured performance of
the 3rd and 4th ROC stages showing the DSB mixer
conversion losses and noise temperature vs. central RE
range.
FIG. 12 is an SEM image of improved Si-etched cavities
and waveguides for the 560 GHz Radiometer-On-A-Chip
architecture.
FIG. 13 illustrates assembled layers 1305, 1307 with
circular cavities 1310, 1320 and donuts 1330.
FIG. 14 illustrates cavities 1410, 1420 having a range of
diameters.
FIG. 15A is a perspective view of the bottom half of the
silicon micromachined 3 dB waveguide hybrid coupler.
FIG. 15B is an exploded view of the complete test
package.
FIG. 16A is a diagram of the silicon compression pin
showing the relevant dimensions of one embodiment.
FIG. 16B is an image of the compression pin during
assembly as it is squeezed by the tweezers to insert it into the
alignment pocket or cavity.
FIG. 16C is an image of the compression pin after it has
been released into the alignment pocket or cavity.
FIG. 17A is an image of a model showing the vernier on
two mating wafers.
FIG. 17B is a photomicrograph taken during an alignment
measurement showing 1µm misalignment.
FIG. 18A is a perspective drawing of an assembled test
apparatus showing the mating of the metal waveguide
fixture to the silicon waveguide.
FIG. 18B is a closeup of the test apparatus showing the
E-plane cross-section and illustrating the alignment of the
silicon bosses to the metal alignment pockets.
FIG. 18C is a closeup of the test apparatus showing the
H-plane cross section and illustrating the etch angle of the
backside silicon etch.
FIG. 19A is a graph showing a measurement of s, vs
frequency for the E-plane of the waveguide.
FIG. 19B is a graph showing a measurement of s, vs
frequency for the H-plane of the waveguide.
FIG. 19C is a graph showing the measured waveguide
loss per millimeter of the E and H-plane split silicon
waveguides.
FIG. 20 is a graph showing a comparison of the repeat-
ability of the silicon boss alignment to that of the UG-386
precision flange.
FIG. 21 is an image of the waveguide hybrid measure-
ment apparatus.
FIG. 22A is a graph of the measured S-parameters as a
function of frequency for a 3 dB hybrid coupler.
FIG. 22B is a graph of the phase balance a function of
frequency between the direct and coupled ports.
DETAILED DESCRIPTION
Advanced semiconductor nanofabrication techniques are
utilized to design, fabricate and demonstrate a super-com-
pact, low-mass (<10 grams) submillimeter-wave heterodyne
front-end. RE elements such as waveguides and channels are
fabricated in a silicon wafer substrate using deep reactive
ion etching (DRIE). Etched patterns with sidewalls angles
controlled with I' precision are reported, while maintaining
a surface roughness of better than 20 um rms for the etched
structures. This approach is also used to build compact 2-D
imaging arrays in the THz frequency range.
6
In another example, the techniques are used to assemble
and measure micromachined submillimeter-wave wave-
guide circuits operating from 500 to 750 GHz. A novel
micromechanical compression pin (or alignment pin) has
5 been developed to improve wafer-to-wafer alignment to less
than 1µm. Connection between the silicon waveguide and
a VNA is aligned through a silicon boss that inserts into the
custom-waveguide flange. Waveguide loss is characterized
for both E and H-plane split waveguides and is found to be
i0 
similar to standard metal waveguides. Measurement of a 3
dB hybrid coupler operating from 500 to 600 GHz is also
described.
Example 1: A Compact 530-590 GHz Receiveris 
Front-End in an All-Silicon Waveguide Structure
We demonstrate the use of advanced semiconductor nano-
fabrication technologies to build a compact 530-590 GHz
20 receiver front-end in an all-silicon waveguide structure. The
receiver block comprises a stack of precisely etched silicon
wafers aligned to one another using silicon pins. The wafers
are processed using deep reactive ion etching (DRIE) tech-
niques to form channels for mounting low parasitic GaAs
25 Schottky diode chips and custom waveguide matching cir-
cuits for coupling THz power both laterally and vertically
with low return loss. We also describe the ability to etch
silicon waveguides with precisely controlled vertical angles,
which may enable the integration of high-performance all-
30 silicon conical beam horns for coupling energy to and from
free space.
Micromachining of Silicon
35 The utilization of micromachined silicon for THz circuits
places a number of important constraints on the structures.
First, THz frequency waveguides and device channels need
very smooth sidewalls and bottom surfaces in order to
40 
minimize ohmic losses. The cross sections of the waveguide
walls also have to be precisely rectangular in order to
minimize scattering from geometric inhomogeneities and
integrate MMIC amplifiers, multipliers, and mixers success-
fully. Finally, a robust and accurate alignment scheme is
45 needed to assure good impedance matching across vertical
wafer-to-wafer waveguide transitions.
Silicon wafers are processed with conventional UV
lithography, and Deep Reactive Ion Etching (DRIE) tech-
niques using thickAZ9260 resist as etching mask. The DRIE
50 technique used is the well-known Bosch process based on
the alternative exposures to SF, and C4F$ gases. With
optimized plasma power and etching gas ratios, we can
achieve a selectivity of 50:1 for etching at low rates (2
µm/min) and up to 75:1 for long and deep etches (4 µm/min).
55 The second recipe is mainly used for etch-through wave-
guide openings where 1 mm of silicon is etched with a 15µm
resist mask and where sidewalls and bottom surfaces rough-
nesses are less critical.
60 Etched Pattern Surface Roughness
To avoid losses during signal transmission, it is advanta-
geous that the DRIE waveguide structures have a surface
roughness of less than 50 nin. With these smooth surfaces,
65 the excess attenuation coming from the surface roughness is
expected to be negligible compared to the total ohmic losses.
As shown in FIG. 1, our optimized DRIE process can
US 10,100,858 B2
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achieve an 18 mu rms surface roughness on the bottom of a
280x280x40 µm waveguide channel etched in a 500 µm
thick silicon wafer.
During the DRIE Bosch process, the SF, is used to etch
the silicon, while the C,F$ passivities the etched surfaces.
This alternation of etching and passivation steps results in
anisotropic etch of the silicon and it can introduce unwanted
modulation in the sidewall profile. With the control of the
gas flows and pressures, this scalloping effect can be sig-
nificantly reduced. To achieve the small levels of surface
roughness shown in FIG. 1A and FIG. 113, a specific etching
recipe was developed with a ramp up of the plasma power
during the etch cycle, instead of keeping it constant. FIG. 1A
is an image of a silicon micromachined waveguide. FIG. 1B
depicts the results of an AFM measurement on a portion of
the surface of the silicon micromachined waveguide shown
in FIG. 1A and indicates that 18 nm rms surface roughness
can be achieved.
FIG. 2A and FIG. 2B compare two similar waveguides,
both 500 µmx300 µm and 100 µm deep. FIG. 2A is an image
of an etched waveguide structure produced using fixed
plasma power. FIG. 2B is an image of an etched waveguide
structure-produced using power increase (ramping up) dur-
ing etching, which results in better surface quality of the
waveguide structures as compared to the results shown in
FIG. 2A.
Sidewall Smoothness and Vertically
In addition to having small surface roughness, the etched
sidewalls must be perpendicular to the top surface with a
maximum error of 1'. This is to ensure two important
criteria: first, pattern size variations will affect the charac-
teristic impedance, and second, accurate alignment between
wafers depends on the high tolerances of the dowel pinhole
mating structures we use. FIG. 3 and FIG. 4 show how
changing the ratio of "etching" versus "passivation" can
improve the sidewall quality. FIG. 3 is an SEM image of an
etch pattern with the Bosch effect on the sidewall, where
scalloping is visible. FIG. 4 is an SEM image showing the
improvement of the sidewall smoothness and angle by
modifying the etching and passivation step duty cycles.
While vertical sidewall profiles are important for wave-
guides, some RE structures such as horns need sidewalls
with controlled slopes. For example, submillimeter-wave
Pickett-Potter feed horns are widely used for submillimeter
wave components. The typical Pickett horn has a slope of
13.5° but this angle can be reduced to 5°, if the total height
of the horn is redesigned to control the sidelobes of the
propagation modes. FIG. 5A and FIG. 5B show two SEM
images of DRIE patterns with intentionally angled sidewalls
of 5° and 8° from normal. Theses angles can be obtained by
addition of power ramps and various cycle times of etching
and passivation steps.
Precise Wafer-to-Wafer Alignment
A technique using circular etched pockets and silicon
donut-shaped dowel pins has also been developed to align
two wafers together. The donut shape was selected to
prevent trapped air under the silicon pin during the assembly
and to make it easier to handle with tweezers. FIG. 6
illustrates a silicon donut 610 and etched pockets 620 which
together are used to achieve precise wafer-to-wafer align-
ment in one embodiment. With this technique, we can
achieve a 5µm alignment or better. In other embodiments,
8
the silicon pins described hereinafter can be used to effect
the alignment between the various layers.
560 GHZ Radiometer-On-A-Chip
5
Utilizing the silicon nanofabrication techniques discussed
above, a super-compact 560 GHz receiver front-end has
been designed, fabricated and tested. FIG. 7 is an exploded
view of a stack of silicon wafers comprising a submillime-
10 ter-wave receiver front-end. As shown in FIG. 7, the struc-
ture includes a plurality of layers including heat sink 1,
power amplifier (PA) 2, interface layer 3, submillimeter
receiver 4, spacer layer 5, and antenna 6, Each layer is
individually fabricated and the stack is then assembled by
15 fitting and aligning each respective layer to its neighbor or
neighbors. The LO signal from the input waveguide is
amplified, multiplied and mixed with the RE signal from the
antenna.
The first and second stages of this receiver-on-a-chip
20 (ROC) feature a W-band power amplifier (PA) MMIC
packaged in a silicon micro-machined block. The transitions
are chosen to have the input/output waveguide interfaces
with external waveguides on the flat surface of the wafers.
FIG. 8 is an SEM image of a Si-based W-band amplifier,
25 showing a double-step etch 280 µm-115 µm.
The third and fourth stages of the ROC feature an inte-
grated 265-300 GHz tripler and 530-600 GHz subharmonic
mixer using MMIC planar Schottky diode devices. These
two stages require 4 silicon pieces and nine DRIE etches
30 with depths ranging from 20 µm to 750 µm (etchthrough).
FIG. 9 is an SEM image of Si-based etched cavities and
waveguides fabricated for stages 3 and 4 of the 560 GHz
Radiometer-On-A-Chip architecture. These silicon pieces
were fabricated before those presented previously, and
35 therefore the bottom of the etched patterns is very rough.
Measurement Apparatus and Results
The first and second stages of the ROC were tested first
40 in order to measure the amount of output, power available at
W-based to pump the following stages. FIG. 10 is a graph
showing the measured performance as a function of fre-
quency of the 1 st and 2nd ROC stages featuring a W-band
metal pro-amplifier and silicon-based power amplifier
45 MMICs measured separately and cascaded. Using a con-
ventional metal machining pro-amplifier cascaded with a
silicon packaged MMIC power amplifier, an output power of
40-140 mW was measured between 92 and 104 GHz.
The third and fourth stages of the ROC have been tested
50 using a fundamental LO source consisting of an Agilent
ES257D synthesizer, an Agilent 83558A W-band source, a
W-band pre-amplifier stage and a W-band rotary vane
attenuator. As shown in FIG. 11, preliminary results give a
DSB mixer noise temperature of 4860 K and DSB mixer
55 conversion losses of 12.1 dB at 540 GHz. FIG. 11 is a graph
showing the measured performance of the 3rd and 4th ROC
stages showing the DSB mixer conversion losses and noise
temperature vs. central RE range.
Simulated results with a 20 nm rms surface roughness
60 suggest that the mixer performance should be better by
about 3 dB. However, as mentioned before, the silicon
pieces used for these measurements were very rough, so we
can in part attribute these worse than expected results to that
high surface roughness. Nonetheless, the receiver perfor-
65 mane of FIG. 11 provides proof of concept that nanofab-
rication technologies can be utilized to make compact and
low-mass submillimeter wave receiver front ends.
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Other silicon waveguide structures have been fabricated
using the DRIB recipes reported hereinabove. In the SEM
image shown in FIG. 12, etched cavities and waveguides
have the 18 mu rms smooth surface similar to that illustrated
in FIG. 1B. This technique provides the flexibility of build-
ing a radiometer-on-a-chip and is expected to be useful in
fabricating large format array receivers, multi-frequency
imaging arrays, and beam-steering capabilities for hetero-
dyne array receivers.
Example 2: Silicon Micromachined Waveguide
Components
The process adopted in this example is silicon DRIE.
Many of the problems above such as control of the etch
angle and etch depth have be overcome by extensive process
development. In addition, by having the bulk of the pack-
aging in a high-resistivity material, DC biasing circuitry and
thru-wafer vias can be directly integrated to circuit density
and reduce assembly time.
A new flange alignment scheme enabling repeatable con-
nection to metal waveguide components is described and
test results are presented.
We also describe a novel technique for a precise and
controllable alignment between each silicon wafer. As the
frequency of operation increases, the alignment tolerance
between the split-waveguide structures rapidly decreases for
devices such as mixers, multipliers and complex passive
structures like orthogonal mode transducers. Since silicon
micromachined components cannot rely on press-fit align-
ment pins that are used to align metal waveguide blocks, a
new alignment approach based on micromachined silicon
compression pins is described.
We present results of the measurement of passive silicon
micromachining waveguide components operating in the
WR-1.5 band (500 to 750 GHz). Through lines are first
tested to characterize the micromachined waveguide and the
waveguide loss is similar to that of metal machined wave-
guides, and measurement of the 3 dB quadrature hybrid
coupler shown in FIG. 15A and FIG. 15B is presented. FIG.
15A is a perspective view of the bottom half of the silicon
micromachined 3 dB waveguide hybrid coupler. FIG. 15B is
an exploded view of the complete test package.
Fabrication
The micromachined components are fabricated from a
100 mm diameter, 1 mm thick low-resistivity silicon wafer.
A combination of photoresist masks and thermal oxide
masks are used to etch the patterns in DRIE. A detailed
characterization of die silicon etch process has been pre-
sented hereinabove. Once the desired number of etches has
been performed to create the desired depth of the structure,
the component are released by etching from back of the
wafer. 2µm of gold is finally deposited by sputtering.
Wafer Alignment and Silicon Compression Fins
An important aspect of the operation of split-waveguide
circuits is accurate alignment between the two halves. Metal
waveguide blocks can use press-fit pins to achieve very high
precision placement of alignment pins to the milled features.
Silicon is too brittle for such an approach. In addition, when
the two halves are mated, the metal of block might be
scratched or dented, by an error in position of the alignment
pin but silicon will crack, often destroying the wafer.
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To align the wafers, silicon pegs are initially used to align
pockets that were etched into each half of the circuit. This
technique requires the pin diameter to be several microns
smaller than the pocket so that the pin does not damage the
5 wafer when inserted and aligned. This inaccuracy (or "slop")
results in a measured alignment precision of ±6 µm. Tighter
fitting pins can improve the alignment precision, but their
use dramatically increases the assembly time and the risk of
damage to the micromachined package.
10 Since the primary source of misalignment when using the
stalk silicon pegs is the slop required to insert the pin into the
pocket, a compliant silicon pin has developed.
FIG. 16A is a diagram of the silicon compression pin,
showing the relevant dimensions of one embodiment. In
15 various embodiments, the distance between the two projec-
tions that are squeezed can be any convenient distance, for
example some tens of microns (25 µm, 50 µm, 75 µm, and
up to a few hundred microns, such as 100 µm, 125 µm, 150
µm, 200 µm). In the structure shown in FIG. 16A, the outer
20 surface of the silicon alignment pin is circular, but it is
believed that any convenient arcuate shape could also be
used. FIG. 16B is an image of the compression pin during
assembly as it is squeezed by the tweeters to insert it into the
alignment pocket or cavity. When released, the pin expands
25 to fill the pocket. A tight fit is ensured by choosing the
relaxed pin diameter (or relaxed dimension), d, to be greater
than the pocket diameter. FIG. 16C is an image of the
compression pin after it has been released into the alignment
pocket or cavity. It is recognized that in a compressed state,
3o as when the silicon alignment pin is in contact with the
alignment pocket or cavity defined in a layer to be aligned,
the outer surface of the silicon alignment pin may no longer
be circular in shape, but rather curvilinear or arcuate.
The spring constant of the pin is controlled by the
35 thickness of the ring, t, and must be designed to allow
sufficient compression during assembly while generating as
much force as possible to preserve the alignment between
the two wafers.
The package is assembled by mounting two compression
40 pins in the bottom half of the package. The top half of the
package is then placed on the bottom wafer and is gently slid
in small circles to align the top wafer's pockets with the
compression pins. At this point a gentle force is applied and
a tiny ` click' can be heard when the two wafers come into
45 place. The two wafers are then screwed between two metal
blocks which compress the wafers together and provide
screw-holes for attaching to waveguide flanges, as shown in
FIG. 15.
A study of different spring thicknesses (t) and relaxed
5o diameters (d) was conducted to find an optimum design. The
alignment precision of each pin design is characterized by
measuring the misalignment on four sides of an assembled
package 3 times. The positional and angular offsets are then
calculated based on the dimensions of the package. Table I
55 shows the different spring thickness and relaxed diameters
tested. Positional offsets were all under 2µm and the angular
offsets were all less than 0.06°. This study found a spring
thickness of 100 µm and diameter of 1.025 mm provided die
lowest positional offset.
60 Springs thicker than 100 µm break before they could be
compressed into the alignment pocket. The thinnest com-
pression pins failed to produce enough force to maintain the
alignment so that when the screws that bold the assembly
together are tightened the two wafers twist out of alignment.
65 In an alternative embodiment if the silicon pins are aligned
on the through holes in the wafers, a rod that fit inside the
pins after the compressive force is released could be used to
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hold the assembly together, because the rods would elimi-
nate the possibility that the silicon pins could be com-
pressed.
Average Positional
t (µm) d (mm) Offset (µm)
40 1.020 1.77
80 1.020 0.70
80 1.025 0.77
80 1.030 0.38
100 1.020 0.35
100 1.025 0.24
100 1.030 1.17
Before different alignment techniques can be compared, a
method for measuring the misalignment between wafers is
needed. This is done by etching a vernier scale into each half
of the component, shown in FIG. 17A. This scale measures
the alignment between the two sets of marks by offsetting
the spacing of each mark by a known. When two teeth are
lined up, one has an indication of the amount of misalign-
ment. This allows rapid evaluation of the misalignment
without the need for a calibrated microscope. Precision is
limited by the offset distance between each tooth. The 1µm
resolution used in this work proved to be sufficient. The test
alignment between two wafers in FIG. 17B, indicates that
the misalignment between the two halves is less than 2µm.
Measurement System and Interfacing to Metal
Waveguide Components
The micromachined components are characterized using
an Agilent PNA-X network analyzer with VDI WR-1.5
extension heads measuring from 500 to 750 GHz. All
measurements are calibrated to the waveguide flange with a
TRL calibration kit provided with the extension heads.
Coupling the micromachined components to metal wave-
guide presents a difficult challenge and has limited the
development of micromachined components for many years.
Recently, an effective approach has emerged that couples
perpendicularly to the split-waveguide plane so that a
UG-386 flange can be patterned into the micromachined
structure. While this approach enables alignment to the
waveguide with the flange's alignment pins, it relics on a
waveguide bend at the input and output ports, introducing
uncertainty into the measurement. In addition, the area
consumed by the UG-386 alignment pin-hole pattern is large
compared to the size of the components testing, so signficant
wafer area is wasted.
FIG. 18A is a perspective drawing of an assembled test
apparatus showing the mating of the metal waveguide
fixture to the silicon waveguide.
FIG. 18B is a closeup of the test apparatus showing the
E-plane cross-section and illustrating the alignment of the
silicon bosses to the metal alignment pockets.
FIG. 18C is a closeup of the test apparatus showing the
H-plane cross section and illustrating the etch angle of the
backside silicon etch.
All these issues can be avoided by measuring from the
edge of the wafer as shown in FIG. 18A, but this approach
has its own problems. First, the edge of the wafer, which is
defined by the etch process, is not flat. Second, there is no
area for the UG-386 flange alignment pins to mate, so some
other alignment feature is required.
The latter problem is addressed by tight control over the
etch angle defining the front edge of the wafer. This etch is
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more shallow on the waveguide side of the wafer so a slower
etch process can be used that has a smaller etch angle. The
bulk of the wafer is then etched from the backside with a
faster etch rate process. This fester process suffers from a
5 higher etch angle process, but this is not a concern since the
waveguides are not interfacing in this region. The etch
angles for the front and back sides of the tested devices are
2° and 5°, respectively. A cross section showing the profile
of these etches is shown in FIG. 18C.
10 The alignment of the silicon pieces to the metal wave-
guide is accomplished by bosses etched on the edge of the
wafer that insert into pockets milled on custom waveguide
flanges. FIG. 18A shows the flange design with the mating
15 silicon component. Alignments the waveguide plane is
accomplished by the width of the etched silicon bosses. The
out of plane alignment is accomplished by the thickness of
the silicon.
Both of these alignment features are controlled within ±5
20 µm which results in an overall alignment tolerance of ±7 µm.
This is slightly better than the tolerances held by the
machining of the flange alignment slip-fit pin holes of ±8 µm
and is more than sufficient for these frequencies. The pri-
mary drawback to this approach is that the custom flange is
25 only compatible with a single wafer thickness.
Thru-Line Measurements
Thru lines are fabricated to characterize the waveguide
30 loss and the repeatability of the alignment scheme. Both E
and H-plane split waveguides are tested since H-plane
waveguide are better indicators of the gap between the two
waveguides halves. FIG. 19A is a graph showing a mea-
surement of s, vs frequency for the E-plane of the 12.5 m
35 long split waveguide. FIG. 19B is a graph showing a
measurement of s,, vs frequency for the H-plane of the 12.5
mm long split waveguide. FIG. 19C is a graph showing the
measured waveguide loss per millimeter of the E and
40 H-plane split silicon waveguides. The measured loss of a
metal machined waveguide and the ideal waveguide loss are
included for comparison. The irregularities around 556 GHz
are due to the H2O absorption line.
The effect of the gap at the flange interface created by the
45 etch angle is seen as a ripple in the return loss of the thru
waveguide measurements. The E-plane waveguide is more
affected since the broad-wall is oriented along the etch
direction, resulting in a larger gap at the narrow-wall due to
the etch angle. The H-plane waveguide has less of a gap
50 since the etch depth is half as much as the E-plane guide.
The behavior of the return loss across the frequency band
is a result of the gap either being on the narrow or broad-wall
of the guide. The gap is on the narrow walls of the E-plane
split waveguide which can be approximated as a shunt
55 
capacitance. For the H-plane waveguide the gap in the
broad-wall presents as a series capacitance.
FIG. 19C compares the insertion loss per millimeter
through the silicon micromachined waveguides to a metal
60 machined waveguide and the calculated ideal waveguide
loss with a conductivity of 1.5e7. Remarkably, the H-plane
waveguide performs just as well if not better than the
E-plane guide, indicating that there is very little gap between
waveguide halves. The H-plane waveguide performing bet-
65 ter than the E-plane guide in the upper half of the band is a
result of the bottom surface of the waveguide etch having a
lower roughness than the sidewalls. The RMS roughness of
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the bottom surface of the etch is measured to be 20 mu,
whereas the sidewall is measured to be 110 mu.
Flange Repeatability
5
FIG. 20 is a graph showing a comparison of the repeat-
ability of the silicon boss alignment to that of the UG-386
precision flange. FIG. 20 compares the standard deviation of
S, of the silicon boss alignment scheme with the precision
UG-386 flange standard and the drift of the VNA. This 10
standard deviation is calculated as:
201og10 1~~[;—I12 15
._~
where,
F = 
-n 
Rejt'1 + j~ tralF) 20
Twelve connect-disconnect cycles were included in this
measurement. This formulation of the variation between
measurements captures the minimum reflection coefficient 25
that can be measured with this alignment scheme.
FIG. 20 shows that despite the tolerances of the alignment
bosses being comparable to that of the metal flange the
repeatability is not. There are two possible sources of this 30
reduction in repeatability. The first is that wear of the silicon
alignment bosses against the metal pockets could gradually
decrease the alignment over multiple connection cycles.
The second source of error is that the angular alignment
of the wafer plane to the flange is not controlled well due to 35
the need for contact to be made to the silicon and not the
metal flange as seen in FIG. 18C. There is a gap of 125 µm
between the silicon and the metal fixture resulting in pos-
sible angular misalignment of ±0.8°. The discontinuity cre-
ated by the gaps between the silicon and metal flange would 40
be affected by this angular variation. This source of error
could be improved with longer alignment bosses at the risk
of being more fragile or by reducing the gap between the
metal fixture and the flange.
Although the silicon boss alignment scheme is 20 dB 45
worse than the metal flange alignment, the 40 dB repeat-
ability this approach provides is sufficient for most mea-
surements at these frequencies. More importantly, this mea-
surement shows that the current approach to measuring from
the side of the wafer is limited by the reflections at the 50
interface and not the alignment to the mating metal compo-
nents.
Quadrature Hybrid Coupler
55
As a final demonstration that complex, waveguide circuits
can be fabricated and measured with our silicon microma-
chining process, a 3 dB quadrature hybrid coupler operating
from 500 to 600 GHz is tested. The circuit is a 5 branch
Chebyshev design, which is then tuned in HFSS to com- 60
pensate for the capacitive effects of the T-junctions.
As shown in FIG. 21, the coupler is measured with only
two-ports at a time, so the other two ports must be matched.
To match the isolated port, a waveguide wedge load was
inserted into the isolated port. This load is a 5° tapered 65
wedge load ground from Emerson & Cumming Eccosorb
ME- 116 material. The other uncoupled port is matched with
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a load provided in the calibration kit of the VNA through one
of the silicon mating flanges as shown in FIG. 21.
FIG. 21 is an image of the waveguide hybrid measure-
ment apparatus.
FIG. 22A is a graph of the measured S-parameters as a
function of frequency for a 3 dB hybrid coupler. As seen in
FIG. 22A the return loss is less than 20 dB and the amplitude
balance is less than 1 dB across designed band. The isolation
is measured between the direct and coupled ports since the
wedge load is mounted in the isolated port. The minimum
isolation is 16 dB, which is limited by the reflection of the
wedge load.
FIG. 22B is a graph of the phase balance a function of
frequency between the direct and coupled ports, which by
design should be 90°±1 °. The measured phase imbalance is
less than 10° throughout most of the band. This offset from
the design is likely due to variations in the silicon surface
between the direct and coupled ports, creating different
phase shifts through the flange interface.
While the alignment pins described herein have been
constructed from silicon, it is believed that other materials of
construction could also be used to fabricate such alignment
pins. In particular any material that can be fabricated with
good surface smoothness, for example having a surface
roughness measured in tens of microns, and that can be
compressed as described hereinabove can be used.
Definitions
Unless otherwise explicitly recited herein, any reference
to an electronic signal or an electromagnetic signal (or their
equivalents) is to be understood as referring to a non-
transitory electronic signal or a non-transitory electromag-
netic signals.
Theoretical Discussion
Although the theoretical description given herein is
thought to be correct, the operation of the devices described
and claimed herein does not depend upon the accuracy or
validity of the theoretical description. That is, later theoreti-
cal developments that may explain the observed results on a
basis different from the theory presented herein will not
detract from the inventions described herein.
Any patent, patent application, patent application publi-
cation Journal article, book, published paper, or other pub-
licly available material identified in the specification is
hereby incorporated by reference herein in its entirety. Any
material, or portion thereof, that is said to be incorporated by
reference herein, but which conflicts with existing defini-
tions, statements, or other disclosure material explicitly set
forth herein is only incorporated to the extent that no conflict
arises between that incorporated material and the present
disclosure material. In the event of a conflict, the conflict is
to be resolved in favor of the present disclosure as the
preferred disclosure.
While the present invention has been particularly shown
and described with reference to the preferred mode an
illustrated in the drawing, it will be understood by one
skilled in the art that various changes in detail may be
affected therein without departing from the spirit and scope
of the invention as defined by the claims.
What is claimed is:
1. A method of aligning two component layers of a
multilayer device, comprising the steps of:
providing an alignment pin having a first end and a second
end, said alignment pin comprising a compressible
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structure having a central axis, said compressible struc-
ture having an arcuate surface disposed about said
central axis, said compressible structure having an
aperture oriented along said central axis defined within
said compressible structure, said compressible struc-
ture having two opposed projections extending con-
tinuously from the arcuate surface and apart from each
other with a gap therebetween in a plane perpendicular
to said central axis, said compressible structure con-
figured to assume a relaxed configuration when no
mechanical force is applied to said two opposed pro-
jections wherein said first end and second end each
have a dimension d measured along a chord perpen-
dicular to and intersecting said central axis, said chord
having each of its two ends situated on said arcuate
surface, and said compressible structure configured to
assume a compressed configuration upon the applica-
tion of a mechanical force to said two opposed projec-
tions wherein said first end and second end each have
a dimension c smaller than said dimension d measured
along said chord perpendicular to and intersecting said
central axis, said chord having each of its two ends
situated on said arcuate surface, wherein the gap is
between 20 and 200 microns;
providing a first layer of a multilayer device, said first
layer having a first layer aperture defined in a surface
of said first layer, said first layer aperture having a
dimension larger than said dimension c and smaller
than said dimension d;
providing a second layer of said multilayer device, said
second layer having a second layer aperture defined in
a surface of said second layer, said second layer aper-
ture having a dimension substantially equal to said first
layer aperture, said second layer aperture designed to
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be in registry with said first layer aperture when said
first layer and said second layer are aligned;
applying mechanical force to said two opposed projec-
tions of said compressible structure to provide said
5 compressible structure in said compressed configura-
tion;
inserting said first end of said alignment pin in said
compressed configuration into said first layer aperture
defined in said surface of said first layer;
10 
releasing said mechanical force from said two opposed
projections of said compressible structure, thereby mat-
ing said first end of said alignment pin with said first
layer of said multilayer device; and
mating said second layer aperture of said second layer of
said multilayer device with said second end of said
15 alignment pin, thereby bringing said first layer and said
second layer of said multilayer device into alignment.
2. The method of aligning two component layers of a
multilayer device of claim 1, wherein said alignment of said
first layer of said multilayer device and said second layer of
20 said multilayer device is an alignment to within 5µm.
3. The method of aligning two component layers of a
multilayer device of claim 1, wherein at least one of one of
said first layer of said multilayer device and said second
layer of said multilayer device is fabricated from a semi-
25 conductor wafer.
4. The method of aligning two component layers of a
multilayer device of claim 1, wherein at least one of one of
said first layer of said multilayer device and said second
layer of said multilayer device is fabricated from a metal.
30 5. The method of aligning two component layers of a
multilayer device of claim 1, further comprising the step of
securing said first layer of said multilayer device and said
second layer of said multilayer device in an assembled state.
